国产精品国产亚洲精品看不卡,亚洲成av人影院,久久99亚洲综合精品首页,国产一级理论免费版,欧美色婷婷,久久综合一个色综合网,欧美性色黄在线视

THE PERSON: The candidate is expected to exhibit good verbal and written communication skills in both Chinese and English, specialized knowledge plus broad technical knowledge that facilitates integrative thinking, driving execution of quality and timely result, capability to solve complex, novel and no-recurring problems and decision-making on critical technical areas KEY RESPONSIBILITIES: ?Work with team members and apply his/her design techniques to work on different phases of complex logic design for ASIC/SOC project ?technical leading on the following tasks from time to time: specification, top level SOC design tasks, HDL coding, etc PREFERRED EXPERIENCE: ?Master in Electrical Engineering, Computer Science or related ?Deep understanding on ASIC design verification flow ?RTL coding with Verilog/System Verilog ACADEMIC CREDENTIALS: MSEE with minimum of 6 years, or BSEE with minimum of 8 years experiences in digital ASIC/SOC design verification